

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/685,938	10/15/2003	Yee-Chia Yeo	TSM03-0926	7692
43859 SLATER & M	7590 10/11/2007		EXAMINER	
	ON ROAD, SUITE 1000		MOVVA, AMAR	
DALLAS, TX	75252		ART UNIT	PAPER NUMBER
			2891	
			MAIL DATE	DELIVERY MODE
	•		10/11/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

•			TH				
	Application No.	Applicant(s)					
_	10/685,938	YEO ET AL.					
Office Action Summary	Examiner	Art Unit					
	Amar Movva	2891					
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet wi	th the correspondence addres	ss				
A SHORTENED STATUTORY PERIOD FOR REF WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication If NO period for reply is specified above, the maximum statutory peri - Failure to reply within the set or extended period for reply will, by sta Any reply received by the Office later than three months after the may earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNIC t 1.136(a). In no event, however, may a re- tiod will apply and will expire SIX (6) MON atute, cause the application to become AB	CATION. eply be timely filed THS from the mailing date of this communication ANDONED (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on 11	1 May 2007.						
2a) This action is FINAL . 2b) ⊠ T	his action is non-final.						
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
4) ☐ Claim(s) 1-3,6-14 and 17-19 is/are pending 4a) Of the above claim(s) is/are withd 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-3,6-14 and 17-19 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and	drawn from consideration.						
Application Papers							
9)☐ The specification is objected to by the Exam	iner.	,					
10)☐ The drawing(s) filed on is/are: a)☐ a	iccepted or b) objected to !	by the Examiner.					
Applicant may not request that any objection to t	= ' '						
Replacement drawing sheet(s) including the corr 11) The oath or declaration is objected to by the		•	• •				
Priority under 35 U.S.C. § 119	,						
12) Acknowledgment is made of a claim for forei a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a li	ents have been received. ents have been received in A riority documents have been eau (PCT Rule 17.2(a)).	pplication No received in this National Stag	ge				
See the attached detailed Office action for a li	ist of the certified copies flot	ECCIVEU.					
Attachment(s)	A) []	ummon (DTC 442)					
1) Motice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	Paper No(s	ummary (PTO-413))/Mail Date Iformal Patent Application					

Art Unit: 2891

DETAILED ACTION

PLEASE NOTE: A new examiner, Amar Movva, has been assigned to this case.

Applicant is advised to note the revised contact information in the Conclusion section of this office action.

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-3,6-7, 9-14, and 17-18 rejected under 35 U.S.C. 103(a) as being unpatentable over Matsumoto '894 in view of Paton '021.
 - a. Regarding claims 1-3,6-7, and 9-12:
 - i. Matsumoto discloses a semiconductor chip comprising: a semiconductor substrate (3,2, fig. 41) comprising an active region; a first structure (7a,9a, fig. 41) formed on the active region; and at least one dummy silicide structure (7c,9c, fig. 41) formed on the semiconductor substrate, wherein a first dummy silicide structure of the at least one dummy silicide structure is formed completely over an isolation region (4c, fig. 41). The first structure is a transistor gate electrode of a transistor (fig. 41). A gate dielectric (4a, fig. 41) underlying the first structure, the gate dielectric comprising a high permittivity dielectric selected from the group

Art Unit: 2891

consisting of aluminum oxide, hafnium oxide, hafnium oxynitride, hafnium silicate, zirconium oxide, zirconium oxynitride, zirconium silicate, yttrium oxide, lanthalum oxide, cerium oxide, titanium oxide, and tantalum oxide (lines 38-45, col. 22). The first structure and the at least one dummy silicide structure each comprises nickel silicide (lines 12-14, col. 24). The semiconductor substrate is a silicon substrate (lines 22-24, col. 21). The semiconductor substrate is a semiconductor-on-insulator substrate (fig. 41). A contact etch-stop layer (14, fig. 41) overlying portions of the first structure. A dielectric layer (11, fig. 41) overlying the first structure and the at least one dummy silicide structure. Matsumoto does not, however, expressly disclose that gate electrodes may be made of entirely nickel silicide.

- ii. Paton discloses a semiconductor device wherein the gate electrode is made of entirely nickel silicide (fig. 6, ABSTRACT)
- iii. It would have been obvious to one of ordinary skill in the art at the time of the invention to have made Matsumoto's gate electrodes (7,9, fig. 41) of entirely nickel silicide since it would reduce gate resistance thus improving device speed/performance [0010].
- b. Regarding claims 13-14 and 17-18:
 - i. Matsumoto discloses an integrated circuit chip comprising: a substrate (3,2, fig. 41) having an active region and an isolation region (4c, fig. 41); a transistor (TR1, fig. 41) formed on the active region, the

Art Unit: 2891

transistor having a source region, a drain region (6a1,6b1, fig. 41), and a silicided gate electrode (7a, 9a, fig. 41); and at least one dummy silicide structure (7c,9c, fig. 2a) formed completely on the isolation region.

Electrical contacts are electrically coupled to the source region, the drain region, and the silicided gate- electrodes electrode (fig. 41). The silicided gate electrode and the at least one dummy silicide structure comprise nickel silicide (lines 12-14, col. 24). Matsumoto does not, however, expressly disclose that gate electrodes may be made of entirely nickel silicide.

- ii. Paton discloses a semiconductor device wherein the gate electrode is made of entirely nickel silicide (fig. 6, ABSTRACT)
- iii. It would have been obvious to one of ordinary skill in the art at the time of the invention to have made Matsumoto's gate electrodes (7,9, fig. 41) of entirely nickel silicide since it would reduce gate resistance thus improving device speed/performance [0010].
- 2. Claim1,8,13, and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsumoto '894 in view of Nakamura '574.
 - b. Regarding claims 8 and 13:
 - i. Matsumoto discloses a semiconductor chip comprising: a semiconductor substrate (3,2, fig. 41) comprising an active region; a first structure (7a, fig. 41) formed on the active region; and at least one dummy

Art Unit: 2891

silicide structure (7c, fig. 41) formed on the semiconductor substrate, wherein a first dummy silicide structure of the at least one dummy silicide structure is formed completely over an isolation region (4c, fig. 41). However, Matsumoto does not expressly disclose gate electrodes made of entirely of NiGeSi.

- ii. Nakamura discloses a semiconductor device wherein the gate electrode is made of entirely NiGeSi (col. 7).
- iii. It would have been obvious to one of ordinary skill in the art at the time of the invention to have used Nakamura's NiGeSi gat electrode in Matsumoto's device since it would reduce gate resistance thus improving device speed/performance [0003] of Paton '021.
- b. Regarding claims 13 and 19:
 - i. Matsumoto discloses an integrated circuit chip comprising: a substrate (3,2, fig. 41) having an active region and an isolation region (4c, fig. 41); a transistor (TR1, fig. 41) formed on the active region, the transistor having a source region, a drain region (6a1,6b1, fig. 41), and a silicided gate electrode (7a, fig. 41); and at least one dummy silicide structure (7c, fig. 2a) formed completely on the isolation region.
 - ii. However, Matsumoto does not expressly disclose gate electrodes made of entirely of NiGeSi.
 - iii. Nakamura discloses a semiconductor device wherein the gate electrode is made of entirely NiGeSi (col. 7).

Art Unit: 2891

iv. It would have been obvious to one of ordinary skill in the art at the time of the invention to have used Nakamura's NiGeSi gat electrode in Matsumoto's device since it would reduce gate resistance thus improving device speed/performance [0003] of Paton '021.

Response to Arguments

2. Applicant's arguments with have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Amar Movva whose telephone number is 571-272-9009. The examiner can normally be reached on 7:30 AM - 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bradley Baumeister can be reached on 571-272-1722. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2891

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Amar Movva Examiner Art Unit 2891

am

B. WILLIAM BAUMEISTER

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800